Loading...
Loading...
Functional verification of RTL for ASICs and FPGAs. Sole Proprietor at Covrado and Director of Engineering, Verification Task Group at the OpenHW Foundation.
Coding for 7 years.
102 followers.
Contribution Graph
Activity Timeline
Commits and contributions grouped by day, week, or month.
IssueCommentEvent on openhwgroup/cva6
February 9th, 2026 2:50 PM
IssueCommentEvent on openhwgroup/cva6
February 9th, 2026 2:49 PM
IssueCommentEvent on openhwgroup/cva6
February 9th, 2026 2:48 PM
IssueCommentEvent on openhwgroup/cve2
February 9th, 2026 1:48 PM
Pushed to act4 at MikeOpenHWGroup/riscv-arch-test
February 6th, 2026 8:47 PM
Pushed to act4 at MikeOpenHWGroup/riscv-arch-test
February 6th, 2026 8:16 PM
IssueCommentEvent on openhwgroup/core-v-mcu
February 6th, 2026 4:32 PM
Pushed to main at openhwgroup/cvfpu-uvm
February 6th, 2026 3:56 PM
PullRequestReviewEvent on openhwgroup/cvfpu-uvm
February 6th, 2026 3:56 PM
Pushed to act4 at MikeOpenHWGroup/riscv-arch-test
February 6th, 2026 3:43 PM