Loading...
Loading...
Currently learning SystemVerilog, Verilog, & VHDL with the goal to recreate 80’s arcade game PCBs into MisterFPGA cores. :)
Coding for 13 years.
Contribution Graph
Activity Timeline
Commits and contributions grouped by day, week, or month.
Starred anthropics/prompt-eng-interactive-tutorial
February 3rd, 2026 12:36 AM
Starred alexziskind1/llama-throughput-lab
February 1st, 2026 6:41 PM
Starred supermemoryai/claude-supermemory
January 31st, 2026 1:41 PM
Starred ashishps1/learn-ai-engineering
January 30th, 2026 6:17 PM
Starred sarwarbeing-ai/Agentic_Design_Patterns
January 30th, 2026 2:57 PM