RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.